SerDes PHYs

Optimized for power and area, our line-up of SerDes Interface solutions deliver maximum performance and flexibility for today’s most challenging systems.

- Fully Standards-Compatible
  - Faster time-to-market
  - Multi-protocol support
- Enhanced Design Flexibility
  - Flexible packaging options
  - Improved margin and yield
- Reduced Power
  - Wide range of PLL clock multipliers
  - Fine-grain power up/down options
SerDes PHYs

Overview
Our SerDes interfaces are high-quality, complete PHY solutions designed with a system-oriented approach to maximize flexibility and ease integration for our customers. Optimized for power and area at peak bandwidth, SerDes PHYs enable differentiation while maintaining compatibility with industry standards.

The SerDes interface family includes a range of solutions to meet a variety of speed and application requirements. The family of solutions includes:

- 56G Multi-protocol SerDes PHY
- 28G Multi-protocol SerDes PHY
- 16G Multi-protocol SerDes PHY
- 12G Multi-protocol SerDes PHY
- 6G Multi-protocol SerDes PHY

Features
- Available in 14nm, 28nm, 40nm, and advanced FINFET nodes
- PMA hard macros optimized for multiple protocols including PCIe, SATA, SAS, 400G/CEI/Interlaken, HMC, Fibre Channel and JESD204 interfaces
- Industry compliant PCS and MAC soft macros
- Support for x1, x2, x4 and x8 channel configurations
- Advanced Tx and Rx equalization
- Equalization adaptation
- BIST with PRBS generator and checker
- Data rate negotiation

Deliverables
PMA Hard Macro
- Verilog models
- LEF abstracts (.lef)
- Timing models (.lib)
- CDL netlists (.cdl)
- ATPG models
- IBIS-AMI models
- GDSII layout
- DRC & LVS reports
- PCS-BIST Soft Macro
- RTL model

Datasheet
SoC Integration guide
Optional design integration and bring-up support services